For: CACHED MEMORY SYSTEM AND CACHE CONTROLLER

FOR EMBEDDED DIGITAL

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

)

)

In Re Application: Sih, et al.

)	SIGNAL PROCESSOR
) Examiner:	Song, Jasmine
Group No.:	2188
) Docket No.:	030459
UNDER 37 C.F.	.R. § 1.111
Action of Octobe	er 23, 2007, please amend the above-
ige 2 of this pape	r,
Amendments to the Claims are reflected in the listing of claims which begins on page 3 of this	
this paper.	
ING/TRANSMISS	ON (37 CFR 1.8(a))
ate shown below, be	ing:
_	FACSIMILE
	tted by facsimile to the Patent and ark Office.
Depositor's	Name:
	Name:(type or print name)
	) Examiner: ) Examiner: ) Group No.: ) Docket No.:  UNDER 37 C.F.  Action of Octobes  age 2 of this pape in the listing of c this paper.  ING/TRANSMISSI ate shown below, be